

## PATENT ABSTRACTS OF JAPAN

(11) Publication number: 01106466 A

(43) Date of publication of application: 24.04.89

(51) Int. CI

H01L 27/12 H01L 21/74

(21) Application number: 62263345.

(22) Date of filing: 19.10.87

(71) Applicant:

FUJITSU LTD

(72) Inventor:

GOTO, HIROSHI

## (54) MANUFACTURE OF SEMICONDUCTOR DEVICE

(57) Abstract:

PURPOSE: To form a buried high impurity concentration layer easily and facilitate a stable etching process after a support substrate is bonded by a method wherein a high impurity concentration layer is formed on the support substrate with an insulating film between the then a low impurity concentration layer is formed.

CONSTITUTION: An n- type layer 21 which corresponds to a low impurity concentration layer is formed on an n+ type diffused layer 18 by an epitaxial growth method as an element region. After a resist film 22 is applied to the n type layer 21 and patterned to have a required pattern, the diffused layer 18 and the no type layer 21 are respectively subjected to anisotropic etching by using the resist film 22 as a mask. If the resist film 22 is removed, trenches 23 and 24 are formed at the parts which are not covered with the resist film 22. Then an SiO<sub>2</sub> layer 25 is formed on the surface and in the trenches 23 and 24. By etching back the surface for levelling, an island region is formed with the SiO2 layer 25. Thus a bipolar transistor which has a P-type base region 26 formed in the n type layer 21 and an n+ type

emitter region 27 and an n+ type collector region formed in a p-type region.

COPYRIGHT: (C)1989, JPO& Japio



